PERFORMANCE OF BUFFERED TAGLE SHARMA SWITCH UNDER RANDOM TRAFFIC

Luisito I. Tabada, Pierre U. Tagle

Abstract


The study proposed an enhancement to the Tagle-Sharma network, a high
performance self routing fault tolerant switch which employed an enhanced scheme of the banyan network. The enhancement incorporated a shared buffer in each switching element (SE) of the network. Suitable management of incoming packets in a shared buffer switch is necessary to provide high buffer utilization and least amount of buffer space. Two buffer management configurations were proposed. The First-In-First-Out (FIFO) configuration used internal control and followed the FIFO policy in handling the buffer. The look-ahead configuration also followed all the features of the FIFO scheme but used the buffer only when needed to improve performance in terms of transmission delay. Simulation results showed that both configurations gave high throughput. Introduction of the deadline kept the delay of the network low. The look-ahead scheme offered better transmission delay performance than the FIFO approach. The Tagle-Sharma switch needed only a buffer size of 4 to achieve higher performance.


Keywords


tagle-sharma, traffic, performance, network

Full Text:

PDF

References


Blake, J. and Trivedi, K.S. (1989). Reliability analysis of interconnected networks using hierarchical composition. IEEE transactions on reliability, 38, (1).

Boppana, R. and Raghavedra, C. (1999) Designing efficient benes and banyan based input-buffered atm switches. ICC, Vancouver, B.C., Canada.

Hluchyj, M., and Karol, M. (1988). Queuing in high-performance packet switching. IEEE J. Select Areas Communication (6), 1587–1597.

Kumar, V., Grama, A. Gupta, A. and Karypis, G. (1994). Introduction to parallel computing: Design and analysis of algorithm. The Benjamin Cummings Publishing Company, Inc., 24-30.

Lagman, C. and Tagle, P. (2002). Aggressive transmission in the interconnected parallel banyan network. IEEE Computer Society – ISPAN. 02. 2002.

Mun, Y. and Youn, H.Y. (1994). Performance analysis of finite buffering multistage interconnection networks. IEEE Transactions on Computers 43(2), 153-162.

Patterson, D. and Hanness, J. (1996). Computer architecture: A quantitative approach. Morgan Kauffmann Publishers, Inc., San Francisco California, 2nd Edition. 521-522.

Sharmaon, S. and Viniotis, Y. (1995). Optimal buffer management policies for shared-buffer atm switches. .IEEE Transactions, Networking 7, 4 (Aug. 1999), 575–587.

Zhou, I. and Atiquzzaman, M.(2002). A performance comparison of four buffering schemes for multistage interconnection networks. International Journal of Parallel and Distributed Systems and Networks, 5(1).

Performance of Buffered Tagle Sharma Switch under Random Traffic


Refbacks

  • There are currently no refbacks.